Senior Advanced ASIC FPGA Verification Engineer - Military Veterans

Responsibilities for this Position
Senior Advanced ASIC FPGA Verification Engineer

ID: 2024-64061
USA-AZ-Scottsdale
Required Clearance: TS/SCI, obtainable within reasonable time based on requirements
Posted Date: 9/20/2024
Category: Engineering-Hardware
Employment Type: Full Time
Hiring Company: General Dynamics Mission Systems, Inc.

Basic Qualifications

Bachelors degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 8 years of relevant experience; or Master's degree plus a minimum of 6 years of relevant experience.

CLEARANCE REQUIREMENTS: Department of Defense TS/SCI security clearance is preferred at time of hire. Candidates must be able to obtain a TS/SCI clearance within a reasonable amount of time from date of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.

Responsibilities for this Position

**Interested? Attend our GDMS Engineering Virtual Career Fair on 10/10/24, 4-6 PM MST. Sign up here:

https://app.brazenconnect.com/a/General_Dynamics/e/ROEmB

BASIC QUALIFICATIONS:

We encourage you to apply if you have any of these preferred skills or experiences:

• 6+ years experience verifying FPGAs or ASICSs
• In-depth experience using RTL simulation tools such as Siemens Mentor Graphics Questa or Modelsim tools or equivalent in a Linux Environment
• In-depth knowledge of System Verilog object oriented programming and the Universal Verification Methodology (UVM).
• Understands UVM Testbench Architectures
• Comfortable using and developing UVM agents, bus functional models.
• Understands different types of coverage, usage of cover classes, cover points, etc.
• Experience with predictive testbench components, functional coverage and assertions.
• Experience with constrained random testing.
• Experience with the Register Abstraction Layer.
• Familiarity with requirements-based verification, requirement tracing, and developing requirement verification strategies etc.
• Experience with scripting languages such as Linus shell scripts, TCL, Python.
• Familiarity with using Formal Verification tools, code coverage, writing waivers etc.
• Familiarity with the following are also helpful
• Questa Verification IP (QVIP)
• Developing UVM testbenches for designs implemented in Xilinx devices with Xilinx IP and SoCs
• AXI protocols, PCIe, Space Wire, and Ethernet interfaces
• DSP functions and common signal processing components
• Familiar with debugging FPGA/ASIC hardware and assisting with HW/SW integration.
• Continuous Integration features of GITLab.

Duties and Tasks:
Responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments
Determines architecture, system simulation and detailed design approach
Defines module interfaces and all aspects of device design and simulation

Creates test and simulation plans that establish functional criteria
Verifies test results and analyzes performance
May also review vendor capabilities and simulation tools
Participates in the improvement of the ASIC/FPGA organizational processes
Supports the generation of technical engineering products by using the appropriate standards, processes, procedures, and tools throughout the ASIC/FPGA development life cycle
May provide leadership and/or direction to lower level employees
Independently determines approach to solutions
Contributes to the completion of major programs and projects
Plans and executes project tasks for activities described above

General Knowledge, Skills and Abilities:
This candidate must have an ability to operate in a team environment and learn new skills to accomplish the verification goals.
Proficient use and understanding of ASIC/FPGA engineering concepts, principles, and theories
Proficient in the principles and techniques of ASIC/FPGA design and the design process
Keeps abreast of technology trends
Proficient awareness of business objectives and Engineerings role in achieving
Proficient in Microsoft Office applications
Proficient written and verbal communications skills
Ability to think creatively
Ability to multi-task
Proficient skill in communicating issues, impacts, and corrective actions
Regular contact with senior levels of internal work groups
Works under limited direction
Contact with project leaders and other professionals within the Engineering department and with project teams across the company
Some contact with external customers

What sets you apart:

• Team player with strong communication skills, ability to lead verification of FPGA/ASICSs, and capacity to secure buy-in on concepts and ideas.
• Proficient with embedded micro-processing systems, FPGA Design and Verification using System Verilog, Verilog, and digital circuit analysis and design.
• Motivated to stay ahead of technology trends and drive innovation around design architectures, assembly, component selection, and electronics design.
• Creative thinker with high proficiency in technical problem solving and Research & Development experience.
• Commitment to ongoing professional development for yourself and others.

Our Commitment to You:

• An exciting career path with opportunities for continuous learning and development.
• Research oriented work, alongside award winning teams developing practical solutions for our nations security.
• Flexible schedules with every other Friday off work, if desired (9/80 schedule).
• Competitive benefits, including 401k matching, flex time off, paid parental leave, healthcare benefits, health & wellness programs, employee resource and social groups, and more.
• See more at gdmissionsystems.com/careers/why-work-for-us/benefits.

Workplace Options:
This position is fully on-site or hybrid/flex, as mutually agreed.
While on-site, you will be a part of the Scottsdale, AZ team. Learn more at https://gdmissionsystems.com/about-us/major-locations/scottsdale

Key Words: Verification, ASIC, FPGA, SystemVerilog, Verilog, Assertions (SVA), OVM, UVM, Digital Signal Processing (DSP), functional coverage, constrained random, formal verification, constrained random testing

#LI-Hybrid

#CJ1

Salary Note

This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.

Combined Salary Range

USD $145,161.00 - USD $161,038.00 /Yr.

Company Overview

At General Dynamics Mission Systems, we rise to the challenge each day to ensure the safety of those that lead, serve, and protect the world we live in. We do this by making the worlds most advanced defense platforms even smarter. Our engineers redefine whats possible and our manufacturing team brings it to life, building the brains behind the brawn on submarines, ships, combat vehicles, aircraft, satellites, and other advanced systems.

We pride ourselves in being a great place to work with this shared sense of purpose, committed to a diverse and exciting employee experience that drives innovation and creates a community where all feel welcome and a part of something amazing.

We offer highly competitive benefits and a flexible work environment where contributions are recognized and rewarded. To see more about our benefits, visit https://gdmissionsystems.com/careers/why-work-for-us/benefits

General Dynamics is an Equal Opportunity/Affirmative Action Employer that is committed to hiring a diverse and talented workforce. EOE/Disability/Veteran

PI251371565